While deep neural net inference was considered a task for servers only, latest advances in technology allow the task of inference to be moved to mobile and embedded devices, desired for various reasons ranging from latency to privacy. These devices are not only limited by their compute power and battery, but also by their inferior physical memory and cache, and thus, an efficient memory manager becomes a crucial component for deep neural net inference at the edge. In this paper, we explore various strategies to smartly share memory buffers among intermediate tensors in deep neural networks. Employing these can result in up to 10.5× smaller memory footprint than running inference without one and up to 11% smaller memory consumption than the state of the art.
INTRODUCTION
Deep neural networks are widely used to solve various machine learning problems including, but not limited to, computer vision, natural language processing, signal processing, and others. While employing deep neural networks is technically challenging for its demanding resources in computation and memory, recent advances in computing hardware enabled deep neural nets to be carried out on mobile and embedded devices (Lee et al., 2019; Wu et al., 2019) .
Deep neural networks can be represented as directed acyclic graphs (DAG) with the nodes describing the computational operations such as CONVOLUTION or SOFTMAX and the edges describing the tensors containing the intermediate computation results between the operators (Bergstra et al., 2010) . These tensors are materialized with memory buffers: A tensor of shape [B, H, W, C] translates to a memory buffer of size B × H × W × C × sizeof(float). To reduce the overhead of dynamic memory allocation, the memory buffers for intermediate tensors are typically allocated before running the model, but these can take up a significant amount of memory. For example, the intermediate tensors of Inception v3 (Szegedy et al., 2016) take up 37% of 147 MB total run-time memory and those of MobileNet v2 (Sandler et al., 2018) consume 63% of 41 MB.
Fortunately, the intermediate tensors do not have to co-exist in memory; thanks to the mostly sequential execution of the network due to data dependency, only one operator is active at any given point in time, and only its immediate input and output intermediate tensors are needed. Thus, we explore the idea of reusing the memory buffers to optimize the total memory footprint of the deep neural net inference engine. If the DAG has the shape of a simple chain, memory buffers can be reused in alternating fashion, assuming the memory buffers have enough capacity to contain any intermediate tensor in the network. However, the reusing problem is not trivial to solve if memory buffers have limited capacity or the network contains residual connections (He et al., 2016) .
In this paper, we present five strategies for efficient memory sharing for intermediate tensors. They show up to 10.5× reduction compared to keeping all of the intermediate tensors naïvely in memory and up to 11% reduction of memory consumption compared to prior state of the art. Efficiently reusing memory buffers leads to improved cache hit rate that can also translate to up to 10% improvement in inference speed. These strategies are applicable to neural net inference only and not to training as intermediate tensors need to be kept alive and thus their memory cannot be re-purposed.
RELATED WORK
Efficiently managing memory for deep neural networks is not only a problem for resource-constrained environment such as mobile or embedded devices; it has been a challenge even for servers. MXNet employs a number of techniques for reducing memory consumption such as in-place operators and intermediate tensors memory co-share, using simple heuristic algorithm for memory allocation, that is safe for parallel operators execution (Chen et al., 2015) . However, the authors do not focus on the core problem of memory management and do not explore different algorithms that can solve this problem in the most effective way. (Chen arXiv:2001.03288v2 [cs. LG] 23 Jan 2020 Figure 1 . (a) An example neural network with each of its intermediate tensors denoted with its index and its size in black and blue, respectively; note that tensor #8 is not an intermediate tensor. (b) The tensor usage record of tensor #2 as an example. et al., 2016) employs a similar technique along with trading computation for memory, but is not suitable for mobile.
Caffe2's on-device inference engine employs NNPACK and QNNPACK (Wu et al., 2019) . These neural network operator libraries choose the best data layout and optimize off-chip memory access, but do not focus on minimizing the inference engine's memory footprint. (Li et al., 2016) similarly exploits data layout to optimize off-chip memory access and focuses on server-like settings which are not as resource-constrained as mobile or embedded devices.
TensorFlow Lite (TFLite) GPU inference engine employs a memory manager for its GPU buffers (Lee et al., 2019) . Two approximations are explored for this NP-complete resource management problem (Sethi, 1975) . (Sekiyama et al., 2018) solve the memory allocation problem as a special case of two-dimensional strip packing problem. We present strategies that outperform these in most cases.
DEFINITION OF TERMS
This section defines several key terms that should facilitate strategy description in the following sections.
Tensor Usage Interval of an intermediate tensor t is defined as the pair {first op t , last op t }, where first op t and last op t are the indices of the first and the last operator that use t as its input or output, respectively. The indices are from a topological sort of the neural network which is also the operators' execution order. For the remainder of the paper, we assume that this order is fixed. Note that no two tensors with intersecting usage intervals can share memory.
Tensor Usage Record of an intermediate tensor t is defined as the triple {first op t , last op t , size t }, where size t is t's aligned size in bytes. Figure 1 illustrates an example neural network and the tensor usage record of tensor #2. The full set of tensor usage records is depicted in Figure 2 Operator Profile of an operator op is defined as the set of all tensor usage records t such that op falls between first op t and last op t . Figure 2 (b) visualizes the operator profile of each operator sorted in descending order by size.
Operator Breadth of an operator is defined as the sum of all tensor sizes in its profile. For example, operator #3 in Figure 2 (b) has the operator breadth of 36 + 28 + 16 = 80.
The i-th Positional Maximum is the maximum across i-th tensor sizes in descending order for each operator profile. For example, the third positional maximum in Figure 2 (b) is equal to max (16 , 16 , 16 , 10 ) = 16.
THE SHARED OBJECTS APPROACH
There are broadly two ways of sharing memory which are discussed in this and the following section. We call the first Shared Objects where each memory buffer ("shared object") is assigned to an intermediate tensor at a given time. No two tensors with intersecting usage intervals can be assigned to the same shared object and no shared object can be used for more than one tensor at any moment in time. The size of the shared object is the maximum of all the tensor sizes it is assigned to. The main objective is to minimize the total size of these shared objects. This approach is most suitable for GPU textures (Lee et al., 2019) . To get a baseline, we first investigate the theoretical lower bound for this problem.
Theoretical Lower Bound
Each operator profile is sorted in non-increasing order by its tensor sizes. The largest shared object in the resulting allocation will have a size greater or equal to the largest of first elements across all sorted profiles, and the second largest shared object cannot be less in size than largest of second elements across sorted profiles. This property holds for every shared object. The number of shared objects cannot be less than the largest number of tensors in one operator profile.
Thus, the sum of the positional maximums is the theoretical lower bound for the Shared Objects problem. This lower bound may not be achievable for some neural networks.
Greedy by Breadth
Operator breadths are more correlated for the resulting memory consumption than the order of tensor allocations during inference. Thus, we start from the allocation of tensors that must be present in memory during execution of operator with greater breadth, i.e. Greedy by Breadth (Algorithm 1).
Operators are sorted in non-increasing order by their breadth (L.4). For each operator in this sorted ordering, we assign shared objects to tensors from its profile, but only for those that have not been assigned yet (L.7). If there are several such tensors, we start from the largest by size. A shared object s is suitable for assignment to tensor t, if and only if there is no tensor u, such that s is assigned to the u and usage intervals of t and u overlap (L.18-23). Shared object assignment (L.12-17, 24-28) can be summarized as:
• If there are suitable shared objects not smaller than size t , assign the smallest to t.
Algorithm 1 Greedy by Breadth for Shared Objects 1: shared objects ← ∅ 2: for each t ∈ tensor usage records do 3: assigned shared objectt ← NIL 4: sort operators in non-increasing order of breadth 5: for each op ∈ operators do 6: for each t ∈ profileop do 7:
if assigned shared objectt = NIL then 8: continue 9:
best obj ← NIL 10:
for each obj ∈ shared objects do 11:
is better ← TRUE 12:
if best obj = NIL then 13:
if best obj .size < sizet 14:
if obj .size ≤ best obj .size then 15:
is better ← FALSE 16:
elseif obj .size ≥ best obj .size or obj .size < sizet then 17:
is better ← FALSE 18:
suitable ← TRUE 19:
for each x ∈ tensor usage records do 20:
max first op ← max(first opt , first opx ) 21:
min last op ← min(last opt , last opx ) 22:
if assigned shared objectx = obj and max f irst op ≤ min last op then 23:
suitable ← FALSE 24:
if suitable and is better then 25:
best obj ← obj 26:
if best obj = NIL then 27:
best obj ← new shared object with size sizet 28:
shared objects.insert(best obj ) 29: else 30:
best obj .size ← max(best obj .size, sizet ) 31:
assigned shared objectt ← best obj • If all suitable shared objects are smaller than size t , update the largest size to size t and assign it to t. • If there are no suitable shared objects, create a new shared object with size size t and assign it to t.
The algorithm has a run-time complexity of O(kn 2 ), where k and n are the number of shared objects and intermediate tensors, respectively, when implemented naïvely. Note that k is often at lower tens, whereby n is one or two magnitudes larger in a typical neural network. With an interval tree for each shared object that stores the usage intervals of all tensors, the complexity can be reduced to O(kn log n). An example output is shown in Figure 3 .
Greedy by Size
While the operator breadth is significant, it is a number derived from tensor sizes in the operator profiles. Thus, we explore another strategy Greedy by Size where the tensor sizes are the most significant feature (Algorithm 2).
Algorithm 2 Greedy by Size for Shared Objects 1: sort tensor usage records in non-increasing order of size 2: shared objects ← ∅ 3: for each t ∈ tensor usage records do 4: assigned shared objectt ← NIL 5: for each t ∈ tensor usage records do 6: best obj ← NIL 7: for each obj ∈ shared objects do 8: suitable ← TRUE 9:
for each x ∈ tensor usage records do 10:
max first op ← max(first opt , first opx ) 11:
min last op ← min(last opt , last opx ) 12:
if assigned shared objectx = obj and max first op ≤ min last op then 13:
suitable ← FALSE 14:
if suitable then 15:
best obj ← obj 16: if best obj = NIL then 17:
best obj ← new shared object with size sizet 18:
shared objects.insert(best obj ) 19: assigned shared objectt ← best obj We iterate through intermediate tensors in non-increasing order of their size (L.1,5), and for each tensor t find suitable shared object to assign to it (L.8-11), similar to Greedy by Breadth. As before, there are no shared objects in the beginning (L.2). The assignment becomes even easier, because we consider larger tensors before smaller ones, so shared object size never increase, and only two steps remain:
• If there are suitable shared objects, assign the smallest to t. • If there are no suitable shared objects, create a new shared object with size size t and assign it to t.
Greedy by Size has the same complexity as Greedy by Breadth. Its example output is shown in Figure 4 .
Greedy by Size Improved
While refining Greedy by Size, we observed that there were close mis-assignments that prevented it from reaching the lower bound. If there was a wiggle room for tensors with similar sizes, it could have reached the optimum.
As the theoretical lower bound of Shared Objects is determined by positional maximums, we split Greedy by Size into stages by positional maximum. In the first stage, we assign all tensors with size equal to largest positional maximum. In the second stage, we assign all tensors with sizes less than the largest positional maximum, but greater than the second positional maximum. In the third stage, we assign all tensors with sizes equal to the second positional maximum, etc. until all the tensors are assigned. We consider all tensors in one stage to have almost equal significance. This is based on the results of the experiments with greedy algorithms on different neural networks: final result is usually pretty close to the theoretical lower bound, and most of the shared objects, especially larger ones, often have the same sizes as in the lower bound.
Another improvement we propose is the order of tensors assignment inside of one stage. Tensor sizes in one stage are almost equal, so we choose such a pair of tensor and shared object that result in the smallest possible time gap when shared object is not in use, i.e. find such pair of tensor t form current stage and suitable shared object s for it, that distance between usage interval for t and closest usage interval from tensors, previously assigned to s, is the smallest possible. It means, that we find shared object that still can be used for tensor t assignment, but the gap when this shared object is not used right before or right after tensor t usage interval is the smallest possible.
These improvements can be implemented without changing the complexity of Greedy by Size. The algorithm assigns shared objects to tensors, using the order defined by positional maximums from 2. Figure 5 visualizes this strategy.
The results of experiments confirm that using Greedy by Size Improved provides us with better or the same result, compared to the original without improvements.
THE OFFSET CALCULATION APPROACH
We call the other memory sharing approach Offset Calculation where a large chunk of memory is pre-allocated and the intermediate tensors are given parts of the memory by the offsets within the memory block. The main objective is to minimize the size of the allocated memory block. While the solution to this problem shows best performance in terms of total allocated memory, it is only applicable to CPU memory or GPU buffers, but not GPU textures which need to be accessed as a whole. The solution of Shared Objects problem can be converted to the solution of Offset Calculation problem by placing the shared objects contiguously in memory. The opposite is not true as memory footprints of tensors with non-intersecting usage intervals can still overlap.
The Offsets Calculation problem can be seen as a special case of two-dimensional strip packing problem (Sekiyama et al., 2018) . A set of rectangular items with fixed coordinates by one axes into a container to minimize its size by other dimension. If the height of a container is treated as the allocation time axis, then we need to minimize the container's width which corresponds to the memory footprint.
Theoretical Lower Bound
During the execution of any operator of the neural network all tensors in its profile need to be present in memory. Their total size is equal to this operator's breadth. It means, that any strategy will provide us with memory consumption greater or equal to any operator breadth, and the lower bound for Offset Calculation is equal to the maximum among all operator breadths. The lower bound cannot be always achieved, but our methods achieve the lower bound in most cases.
Greedy by Size for Offset Calculation
As Greedy by Size works well for Shared Objects, we employ a similar method for Offsets Calculation (Algorithm 3).
We first iterate through tensor usage records in nonincreasing order by their size (L.1,6). For each record, we check already assigned tensors whose usage intervals intersect with that of the current tensor (L.10-13) to find the smallest gap in memory between them such that current tensor fits into that gap (L.9,14-17). If such a gap is found, the current tensor is allocated to this gap. Otherwise, we allocate it after the rightmost tensor whose usage interval intersect with that of the current tensor (L.19-20) . We assign the corresponding offset to current tensor and the tensor becomes assigned (L.21-23). Its example output is shown in Figure 6 .
Algorithm 3 Greedy by Size for Offset Calculation 1: sort tensor usage records in non-increasing order of size 2: for each t ∈ tensor usage records do 3: assigned offsett ← NIL 4: total consumption ← 0 5: ordered allocated ids ← ∅ 6: for each t ∈ tensor usage records do 7: prev offset ← 0 8: best offset ← NIL 9: smallest gap ← ∞ 10: for each x ∈ ordered allocated ids do 11: max first op ← max(first opt , first opx ) 12:
min last op ← min(last opt , last opx ) 13:
if max first op ≤ min last op then 14:
gap ← offsetx − prev offset 15:
if gap ≥ sizet then gap < smallest gap then 16:
smallest gap ← gap 17:
best offset ← prev offset 18:
prev offset ← max(prev offset, offsetx + sizex ) 19: if best offset = NIL then 20:
best offset ← prev offset 21: offsetst ← best offset 22: total consumption ← max(total consumption, best offset + sizet ) 23: insert t into ordered allocated ids 
Greedy by Breadth for Offset Calculation
Greedy by Breadth can also be converted for Offsets Calculation in a similar fashion. Specifically:
• We iterate through all operators in non-increasing order by their breadth. • For each operator in this order, we iterate through all tensors from its profile that have not been assigned yet, in non-increasing order of their size. • To calculate the offset for the tensor, we use the same logic of finding the smallest gap as in Algorithm 3 (L.7-23). In the end of this step, the tensor should be marked as assigned.
While Greedy by Breadth does not perform well for Offset Calculation compared to Greedy by Size as discussed in Section 6, it still outperforms the prior work on some networks, e.g. MobileNet v2.
EVALUATION
We compare our algorithms on the following neural networks at 32-bit precision floating point: MobileNet v1 (Howard et al., 2017) , MobileNet v2 (Sandler et al., 2018) , DeepLab v3 , Inception v3 (Szegedy et al., 2016) , PoseNet (Kendall et al., 2015) , and BlazeFace (Bazarevsky et al., 2019) . it is recommended to default to Greedy by Size Improved.
For Offset Calculation, Greedy by Size performs best as shown in Table 2 . It achieves the theoretical lower bound on all selected neural networks, except DeepLab v3, where it still falls within 8% of the lower bound. Moreover, it provides us with memory allocation consuming up to 25% less memory for intermediate tensors than Greedy in (Lee et al., 2019) , up to 7.7% less than in Strip Packing Bestfit in (Sekiyama et al., 2018) , and up to 10.5 times less than in a naïve algorithm. Only for DeepLab v3, Strip Packing Bestfit shows 7.2% better allocation that is very close to the theoretical lower bound. For inference engines requiring the Offset Calculation approach, it is recommended to evaluate both Greedy by Size and Strip Packing Bestfit before the first inference and select the superior performing strategy.
CONCLUSION
We presented five novel strategies for efficiently sharing memory buffers among intermediate tensors in deep neural networks to minimize the memory footprint of the inference engine at the edge. The experiments showed that our strategies get the inference run-time's memory footprint to equal to or close to the theoretical lower bound.
The algorithms presented assume that the sizes of intermediate tensors are known in advance. This assumption may not be true for recurrent neural networks with long short-term memory units (Hochreiter & Schmidhuber, 1997) including intermediate tensors with dynamically changing sizes. For such cases, the algorithms need to be run multiple times saving information about allocation from all runs in one place. The first run will allocate only those tensors whose sizes are known at the beginning, and the second run will allocate those tensors whose sizes become known after calculation of the first dynamic tensor, etc.
Future Work
The operator index in tensor usage records and intervals are defined by the topological sort of the neural network.
Optimizing the sorting algorithm for the smallest possible memory footprint is a potential future research topic.
The current choice for the best strategy only focuses on the memory footprint. Other criteria such as cache hit rate and inference latency can be incorporated into evaluation for fast inference on resource-constrained systems.
